
DSD1792
SLES067B MARCH 2003 REVISED NOVEMBER 2006
www.ti.com
50
t(DS)
t(COE)
BCK
LRCK
DI
DCI
DO
DCO
t(DH)
t(DOE)
t(DH)
t(DS)
t(BL)
t(LB)
t(BCY)
PARAMETER
MIN
MAX
UNITS
t(BCY) BCK pulse cycle time
20
ns
t(LB)
LRCK setup time
0
ns
t(BL)
LRCK hold time
3
ns
t(DS)
DI setup time
0
ns
t(DH)
DI hold time
3
ns
t(DS)
DCI setup time
0
ns
t(DH)
DCI hold time
3
ns
t(DOE) DO output delay(1)
8
ns
t(COE) DCO output delay(1)
6
ns
(1) Load capacitance is 10 pF.
Figure 61. AC Timing of Daisy Chain Signals